Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems, methods, and devices with write optimization in phase change memory

Systems, methods, and devices with write optimization in phase change memory

US Patent 8773891 · Granted Jul 8, 2014

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flexible, low-latency error correction architecture for semiconductor memory pro2021
MRAM bit line write control with source follower2021
Artificial neural network functionality using dynamic random-access memory2020
Artificial neural network functionality within dynamic random-access memory2019
Dynamic random-access memory with embedded artificial neural network functionali2018
Ternary content addressable memory (TCAM) for multi bit miss detect circuit2018
Content addressable dynamic random-access memory with parallel search functional2018
Phase change memory with bit line matching2015
Systems, methods, and devices with write optimization in phase change memory2014
Systems, methods, and devices with write optimization in phase change memory2014
Systems, methods, and devices with write optimization in phase change memory2014
Phase change memory with flexible time-based cell decoding2014