Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Flexible, low-latency error correction architecture for semiconductor memory products

Flexible, low-latency error correction architecture for semiconductor memory products

US Patent 11048583 · Granted Jun 29, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

MRAM bit line write control with source follower2021
Artificial neural network functionality using dynamic random-access memory2020
Artificial neural network functionality using dynamic random-access memory2020
Artificial neural network functionality within dynamic random-access memory2019
Artificial neural network functionality within dynamic random-access memory2019
Dynamic random-access memory with embedded artificial neural network functionali2018
Dynamic random-access memory with embedded artificial neural network functionali2018
Dynamic random-access memory with embedded artificial neural network functionali2018
Content addressable dynamic random-access memory with parallel search functional2018
Content addressable dynamic random-access memory with parallel search functional2018
Content addressable dynamic random-access memory with parallel search functional2018
Integrated circuit having regulated voltage island power system2017