Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for achieving non-inclusive cache performance with inclusive caches

Method and apparatus for achieving non-inclusive cache performance with inclusive caches

US Patent 8769209 · Granted Jul 1, 2014

Estimated economic value: $13,029,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient neural network accelerator dataflows2025
Alias-free tagged error correcting codes for machine memory operations2025
Computer system and method of connecting rack-level devices2025
Techniques for near data acceleration for a multi-core architecture2025
Interruptible and restartable matrix multiplication instructions, processors, me2025
Implementing hardware-based memory safety for a graphic processing unit2024
Interruptible and restartable matrix multiplication instructions, processors, me2024
Deep neural network accelerator with fine-grained parallelism discovery2024
Apparatuses, methods, and systems for fused operations using sign modification i2024
Technologies for managing cache quality of service2024
Sparse convolutional neural network accelerator2023
Implementing compiler-based memory safety for a graphic processing unit2023