Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scheduling processes in simulation of a circuit design based on simulation costs and runtime states of HDL processes

Scheduling processes in simulation of a circuit design based on simulation costs and runtime states of HDL processes

US Patent 8768678 · Granted Jul 1, 2014

Estimated economic value: $5,387,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Code point skipping with variable-width encoding for data analytics system2025
Memory management through control of data processing tasks2024
Error handling during asynchronous processing of sequential data blocks2023
Asynchronously processing sequential data blocks2022
Performing hash joins using parallel processing2022
Method and system providing visualization of sub-circuit iterations based on han2021
Error handling during asynchronous processing of sequential data blocks2021
Transaction associations in waveform displays2021
Memory allocation in a data analytics system2021
Breakpointing circuitry that evaluates breakpoint conditions while running clock2020
Kernel tracing for a heterogeneous computing platform and data mining2020
Framework for reusing cores in simulation2020