Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for reducing voltage drops in integrated circuits

System and method for reducing voltage drops in integrated circuits

US Patent 8749011 · Granted Jun 10, 2014

Estimated economic value: $3,190,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low cost optical sensor package2018
Low cost and high performance flip chip package2015
Embedded package security tamper mesh2014
Package-on-package technology for fan-out wafer-level packaging2014
Enhanced bump pitch scaling2013
Embedded package security tamper mesh2013
Low cost lead frame package and method for forming same2012
Single-ended sense amplifier with sample-and-hold reference2012
Block redundancy implementation in hierarchical rams2011
Single-poly non-volatile memory cell2011
Larger than die size wafer-level redistribution packaging process2011
Highly reliable low cost structure for wafer-level ball grid array packaging2010