Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logical power throttling of instruction decode rate for successive time periods

Logical power throttling of instruction decode rate for successive time periods

US Patent 8745419 · Granted Jun 3, 2014

Estimated economic value: $55,819,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Token packing for sequence models2025
Forcing weights of transformer model layers2025
Hardware-assisted gradient optimization using streamed gradients2025
Compressing and decompressing data for language models2024
Processing of ethernet packets at a programmable integrated circuit2024
Systems and methods for managing undesired effects produced by horticultural lig2024
Systems and methods for monitoring and managing reactive power from horticultura2024
Method and system for simulating and implementing horticultural lighting scenari2024
Determining position values for transformer models2024
Token packing for sequence models2024
Position masking for transformer models2024
Reducing hardware resource utilization for residual neural networks2024