Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for calculating timing delay in a repeater network in an electronic circuit

Method and system for calculating timing delay in a repeater network in an electronic circuit

US Patent 8731858 · Granted May 20, 2014

Estimated economic value: $10,035,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Partial computer processor core shutoff2022
Hardware apparatus to measure memory locality2020
Congestion mitigation by wire ordering2017
Instruction scheduling approach to improve processor performance2016
Mechanism to speed-up multithreaded execution by register file write port reallo2015
Apparatus and method for calculating an SHA-2 hash function in a general purpose2015
Techniques for reusing components of a logical operations functional block as an2015
Instruction scheduling approach to improve processor performance2015
Byte selection and steering logic for combined byte shift and byte permute vecto2015
Byte selection and steering logic for combined byte shift and byte permute vecto2015
Instruction scheduling approach to improve processor performance2015
Method and data processing unit for calculating at least one multiply-sum of two2014