Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout design for a high power, GaN-based FET having interdigitated gate, source and drain electrodes

Layout design for a high power, GaN-based FET having interdigitated gate, source and drain electrodes

US Patent 8729565 · Granted May 20, 2014

Estimated economic value: $4,031,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-mode ionization apparatus and uses thereof2025
Asymmetrical plug technique for GaN devices2023
Method of fabricating a transistor2023
Asymmetrical plug technique for GaN devices2022
Protective insulator for HFET devices2021
Asymmetrical plug technique for GaN devices2020
Protective insulator for HFET devices2020
Test structure and method for judging de-embedding accuracy of RF devices by usi2019
Contact plug for high-voltage devices2019
Protective insulator for HFET devices2018
Protective insulator for HFET devices2017
High-electron-mobility transistors2016