Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Floorplanning method for an analog integrated circuit layout

Floorplanning method for an analog integrated circuit layout

US Patent 8726214 · Granted May 13, 2014

Estimated economic value: $4,156,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transfer learning with machine learning systems2024
Knowledge-based analog layout generator2021
Knowledge-based analog layout generator2016
Semiconductor device having alignment mark2014
Method of resistor matching in analog integrated circuit layout2014
Method of resistor matching in analog integrated circuit layout2014
Method of resistor matching in analog integrated circuit layout2014
Structure for preventing leakage of a semiconductor device2009
Integrated circuit with a reduced pad bump area and the manufacturing method the2009
Triple operation voltage device2009
Structure for leakage prevention of a high voltage device2008