Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit with a reduced pad bump area and the manufacturing method thereof

Integrated circuit with a reduced pad bump area and the manufacturing method thereof

US Patent 7541274 · Granted Jun 2, 2009

Estimated economic value: $5,997,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Display apparatus and related driving method utilizing common voltage modulation2020
Display panel driving apparatus and method for compensating pixel voltage2020
Hydrogenation catalyst composition and hydrogenation method thereof2015
Semiconductor device having alignment mark2014
Display for driving a pixel circuitry with positive and negative polarities duri2014
Control apparatus and control method for controlling panel module including touc2014
Method of resistor matching in analog integrated circuit layout2014
Display and real-time automatic white balance method thereof2014
Floorplanning method for an analog integrated circuit layout2014
Color-sequential display method2013
Coupled polymers and manufacturing method thereof2013
Projection apparatus2013