Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic buffer management in a NAND memory controller to minimize age related performance degradation due to error correction

Dynamic buffer management in a NAND memory controller to minimize age related performance degradation due to error correction

US Patent 8726130 · Granted May 13, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of storing blocks of data in a plurality of memory devices in a redundant2015
Method of writing to a NAND memory block based file system with log based buffer2014
Memory device having read cache2010
Instruction cache association crossbar switch2006
VLIW processor and method therefor2005
Instruction cache associative crossbar switch2002
Method and apparatus for speculative execution of instructions2001
Processor architecture including grouping circuit2000
Method and apparatus for parallel access to consecutive TLB entries1999
Conditional vector processing1999
Hardware compatibility circuit for a new processor architecture1999
Software scheduled superscalar computer architecture1996