Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scan test circuitry configured for bypassing selected segments of a multi-segment scan chain

Scan test circuitry configured for bypassing selected segments of a multi-segment scan chain

US Patent 8726108 · Granted May 13, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

No latency hardware interposer2024
On-chip NVM ISP emulation in FPGA2024
Distributed data storage system with bottleneck mitigation2024
On demand configuration of FPGA interfaces2024
Hybrid storage device with three-level memory mapping2023
Hybrid storage device with three-level memory mapping2022
Instruction address encoding and decoding based on program construct groups2016
Instruction address encoding and decoding based on program construct groups2016
Integrated clock architecture for improved testing2016
Programmable clock spreading2015
At-speed scan testing of interface functional logic of an embedded memory or oth2014
At-speed scan testing of interface functional logic of an embedded memory or oth2014