Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for monitoring interrupts during a power down event at a processor

Method and apparatus for monitoring interrupts during a power down event at a processor

US Patent 8719630 · Granted May 6, 2014

Estimated economic value: $9,578,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multifunctional gypsum-based mortar and method of making same2021
Lifting table2021
Predicting received signal strength in a telecommunication network using deep ne2020
Independent power collapse methodology2017
Independent power collapse methodology2017
Independent power collapse methodology2017
Method and apparatus for presenting indoor traffic map2017
Cache memory with write through, no allocate mode2015
Dual-voltage domain memory buffers, and related systems and methods2015
Data storage for voltage domain crossings2015
Low latency two-level interrupt controller interface to multi-threaded processor2015
Low latency two-level interrupt controller interface to multi-threaded processor2015