Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor manufacturing optimization by combining small lots into individual carriers

Semiconductor manufacturing optimization by combining small lots into individual carriers

US Patent 8707220 · Granted Apr 22, 2014

Estimated economic value: $8,414,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Shallow trench isolation structure with nitride pullback by implantation treatme2025
Reduced semiconductor wafer bow and warpage2024
Method for stripping one or more layers from a semiconductor wafer2021
Drain centered LDMOS transistor with integrated dummy patterns2020
Method of fabricating transistors, including ambient oxidizing after etchings in2020
Drain centered LDMOS transistor with integrated dummy patterns2019
Laser scribe on front side of semiconductor wafer2008
System and method for self-tuning feedback control of a system2003