{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Bandwidth limiting on generated PCIE packets from debug source", "item": "https://www.patentleaderboard.com/patent/8706938"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bandwidth limiting on generated PCIE packets from debug source

Bandwidth limiting on generated PCIE packets from debug source

US Patent 8706938 · Granted Apr 22, 2014

Estimated economic value: $7,961,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Preventing hazard flushes in an instruction sequencing unit of a multi-slice pro2020
Integrated circuit and data processing system having a configurable cache direct2020
Operation of a multi-slice processor with an expanded merge fetching queue2020
Low latency corrupt data tagging on a cross-chip link2020
Low latency corrupt data tagging on a cross-chip link2019
Operation of a multi-slice processor with dynamic canceling of partial loads2019
Flush avoidance in a load store unit2019
Operation of a multi-slice processor implementing a load/store unit maintaining 2019
Operation of a multi-slice processor implementing a load/store unit maintaining 2019
Pre-transmission data reordering for a serial interface2019
Managing a divided load reorder queue2018
Operation of a multi-slice processor implementing a load/store unit maintaining 2018