Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit and method for reducing violations of a timing constraint

Integrated circuit and method for reducing violations of a timing constraint

US Patent 8706928 · Granted Apr 22, 2014

Estimated economic value: $6,260,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Link training2025
Power state management for fabrics2025
Mitigating voltage surges in a network device by controlling port bandwidths2025
Secure debugging2024
Secure system that includes driving related systems2024
Secure system that includes driving related systems2024
Synthesized clock synchronization between network devices2023
Secure system that includes driving related systems2023
Systems and methods for error correction2022
Enhancing port link-up time2022
Accessing a dynamic memory module2022
Synthesized clock synchronization between network devices2022