Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Design, layout, and manufacturing techniques for multivariant integrated circuits

Design, layout, and manufacturing techniques for multivariant integrated circuits

US Patent 8701057 · Granted Apr 15, 2014

Estimated economic value: $1,804,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for an efficient fabric attached memory2023
Techniques for an efficient fabric attached memory2021
Techniques for balancing accesses to memory having different memory types2016
Techniques for different memory depths on different partitions2016
Design, layout, and manufacturing techniques for multivariant integrated circuit2016
Aggregating unoccupied PCI-e links to provide greater bandwidth2015
Method and system for implementing compression across a graphics bus interconnec2013
Virtual binning2012
Distributed antialiasing in a multiprocessor graphics system2012
Processor performance adjustment system and method2011
Optimizing power and performance for multi-processor graphics processing2010
Reconfigurable graphics processing system2010