Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for implementing compression across a graphics bus interconnect

Method and system for implementing compression across a graphics bus interconnect

US Patent 8427496 · Granted Apr 23, 2013

Estimated economic value: $3,581,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for an efficient fabric attached memory2023
Memory management systems and methods2022
Techniques for an efficient fabric attached memory2021
Content protection via online servers and code execution in a secure operating s2021
Memory management systems and methods using a management communication bus2020
Memory management systems and methods2020
Controller-based memory scrub for DRAMs with internal error-correcting code (ECC2019
Controller-based memory scrub for DRAMs with internal error-correcting code (ECC2018
Compression of display data stored locally on a GPU2018
Method for scrubbing and correcting DRAM memory data with internal error-correct2018
Method for memory scrub of DRAM with internal error correcting code (ECC) bits d2017
Assymetric coherent caching for heterogeneous computing2017