Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimizing memory copy routine selection for message passing in a multicore architecture

Optimizing memory copy routine selection for message passing in a multicore architecture

US Patent 8700857 · Granted Apr 15, 2014

Estimated economic value: $22,977,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses, methods, and systems for element sorting of vectors2021
Strideshift instruction for transposing bits inside vector register2021
Methods and processors having instructions to determine middle, lowest, or highe2020
Apparatuses, methods, and systems for element sorting of vectors2019
Instruction set for eliminating misaligned memory accesses during processing of 2018
Systems, apparatuses, and methods for performing a shuffle and operation (Shuffl2017
Vector indexed memory access plus arithmetic and/or logical operation processors2017
Message passing interface tuning using collective operation modeling2016
Message passing interface tuning using collective operation modeling2016
Systems, apparatuses, and methods for performing a shuffle and operation (shuffl2015
Instruction for shifting bits left with pulling ones into less significant bits2015
Extended dynamic optimization of connection establishment and message progress p2014