Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wear leveling for erasable memories

Wear leveling for erasable memories

US Patent 8694718 · Granted Apr 8, 2014

Estimated economic value: $8,842,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic updates to logical-to-physical address translation table bitmaps2025
Idle mode temperature control for memory systems2025
Idle mode temperature control for memory systems2025
Clustered parity for NAND data placement schema2025
Read disturb management for memory2025
Data relocation operation techniques2025
NAND data placement schema2025
Setting switching for single-level cells2024
Data separation for garbage collection2024
Device fault condition reporting2024
Corrupted storage portion recovery in a memory device2024
Idle mode temperature control for memory systems2024