Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Decimal floating-point fused multiply-add unit

Decimal floating-point fused multiply-add unit

US Patent 8694572 · Granted Apr 8, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Decimal floating-point processor2016
Decimal floating-point processor2016
DPD/BCD to BID converters2015
Decimal floating-point square-root unit using Newton-Raphson iterations2014
Decimal floating-point square-root unit using Newton-Raphson iterations2014
Decimal floating-point square-root unit using Newton-Raphson iterations2014
Decimal floating-point square-root unit using Newton-Raphson iterations2014
Decimal floating-point square-root unit using Newton-Raphson iterations2014
Decimal floating-point square-root unit using Newton-Raphson iterations2014
Decimal floating-point square-root unit using Newton-Raphson iterations2014
Parallel redundant decimal fused-multiply-add circuit2014
Parallel redundant decimal fused-multiply-add circuit2014