Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel redundant decimal fused-multiply-add circuit

Parallel redundant decimal fused-multiply-add circuit

US Patent 8805917 · Granted Aug 12, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Decimal floating-point processor2016
Decimal floating-point processor2016
DPD/BCD to BID converters2015
Decimal floating-point square-root unit using Newton-Raphson iterations2014
Decimal floating-point square-root unit using Newton-Raphson iterations2014
Decimal floating-point square-root unit using Newton-Raphson iterations2014
Decimal floating-point square-root unit using Newton-Raphson iterations2014
Decimal floating-point square-root unit using Newton-Raphson iterations2014
Decimal floating-point square-root unit using Newton-Raphson iterations2014
Decimal floating-point square-root unit using Newton-Raphson iterations2014
Decimal elementary functions computation2014
Rounding unit for decimal floating-point division2014