Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and system for correcting error in a PLL generated clock signal using a system clock of lower frequency and/or accuracy

US Patent 8677172 · Granted Mar 18, 2014

Estimated economic value: $498,000

Assignee

Inventors

View full patent text on Google Patents →