Issued Patents All Time
Showing 1–1 of 1 patents
| Patent # | Title | Co-Inventors | Date |
|---|---|---|---|
| 8677172 | Method and system for correcting error in a PLL generated clock signal using a system clock of lower frequency and/or accuracy | Peter Traneus Anderson, Jacqueline Bickerstaff | 2014-03-18 |