Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimal channel design for memory devices for providing a high-speed memory interface

Optimal channel design for memory devices for providing a high-speed memory interface

US Patent 8675429 · Granted Mar 18, 2014

Estimated economic value: $30,146,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-performance, high-capacity memory modules and systems2025
Semiconductor memory systems with on-die data buffering2025
Read parameter zoning2025
Apparatus and methods for read retry with conditional data refresh2025
Non-volatile memory with sub-block programming2025
Non-volatile memory with decline state operation2025
Smart erase inhibit2025
Apparatus and method for fabricating multi-die interconnection using lithography2025
Enhanced bit error rate estimation scan process2025
Load reduced memory module2025
DRAM retention test method for dynamic error correction2025
Folded memory modules2024