Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Common mode termination with C-multiplier circuit

Common mode termination with C-multiplier circuit

US Patent 8664973 · Granted Mar 4, 2014

Estimated economic value: $2,615,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Digitally controlled delay line gain calibration using error injection2025
Multi-stage digitally controlled delay line linearity enhancing by redundancy an2025
Gain calibration of digitally controlled delay line2025
Digital phase-locked loop and related merged duty cycle calibration scheme for f2025
Systems and methods for quadrature delay clock generation2025
Apparatus and method for optimum loop gain calibration for clock data recovery a2025
Systems for and methods of fractional frequency division2025
Configurable prime number divider using multi-phase clocks2024
Wideband signal attenuator2024
Continuous time linear equalizer with a plurality of signal paths2024
Systems for and methods of fractional frequency division2023
Low power receiver with equalization circuit, communication unit and method ther2023