Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronization circuit that facilitates multiple parallel reads and writes

Synchronization circuit that facilitates multiple parallel reads and writes

US Patent 8631265 · Granted Jan 14, 2014

Estimated economic value: $62,361,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Deskew FIFO buffer with simplified initialization2017
Deskew FIFO buffer with simplified initialization2017
Flip-flop-based clock deskew circuit2015
Flip-flop-based clock deskew circuit2015
Filtering pre-fetch requests to reduce pre-fetching overhead2015
Filtering pre-fetch requests to reduce pre-fetching overhead2015
Using speculative cache requests to reduce cache miss delays2014
Using speculative cache requests to reduce cache miss delays2014
Adaptive synchronization circuit2013
Adaptive synchronization circuit2013
Synchronizer latch circuit that facilitates resolving metastability2013
Interconnect for surfing circuits2012