Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transistor design and layout for performance improvement with strain

Transistor design and layout for performance improvement with strain

US Patent 8604524 · Granted Dec 10, 2013

Estimated economic value: $7,235,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrostatic discharge protection apparatus2015
Capacitor integration at top-metal level with a protective cladding for copper s2013
Capacitor integration at top-metal level with a protective cladding for copper s2010
Transistor design and layout for performance improvement with strain2009
One mask high density capacitor for integrated circuits2007
Versatile system for limiting mobile charge ingress in SOI semiconductor structu2006
Capacitor integration at top-metal level with a protection layer for the copper 2006
Dual mask capacitor for integrated circuits2005
Dual mask capacitor for integrated circuits2005
Method for measuring NBTI degradation effects on integrated circuits2004
Versatile system for limiting mobile charge ingress in SOI semiconductor structu2004
INTEGRATED CIRCUIT PROVIDING THERMALLY CONDUCTIVE STRUCTURES SUBSTANTIALLY HORIZ2004