Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device comprising through hole vias having a stress relaxation mechanism

Semiconductor device comprising through hole vias having a stress relaxation mechanism

US Patent 8598714 · Granted Dec 3, 2013

Estimated economic value: $5,374,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of forming 3-D integrated semiconductor devices having intermediate heat2018
Capacitors with barrier dielectric layers, and methods of formation thereof2017
Embedded metal-insulator-metal capacitor2017
Method of forming an embedded metal-insulator-metal (MIM) capacitor2016
3-D integrated semiconductor device comprising intermediate heat spreading capab2016
Integrated circuits and methods for fabricating integrated circuits with capping2016
Methods of forming a protection layer to protect a metal hard mask layer during 2016
Methods for fabricating integrated circuits including densifying interlevel diel2016
Integrated circuits and methods for fabricating integrated circuits with capping2015
Assessing thermal mechanical characteristics of complex semiconductor devices by2014
Semiconductor device comprising metallization layers of reduced interlayer capac2014
Methods of forming conductive structures using a dual metal hard mask technique2014