Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test structure for ILD void testing and contact resistance measurement in a semiconductor device

Test structure for ILD void testing and contact resistance measurement in a semiconductor device

US Patent 8598579 · Granted Dec 3, 2013

Estimated economic value: $5,374,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stress layout optimization for device performance2025
Stress layout optimization for device performance2023
Methods to reduce or prevent strain relaxation on PFET devices and corresponding2021
Method for detecting defects in a diffusion barrier layer2015
Shrinkage of critical dimensions in a semiconductor device by selective growth o2015
DRAM cell based on conductive nanochannel plate2015
Semiconductor device comprising a buried capacitor formed in the contact level2015
Method and system for particles analysis in microstructure devices by isolating 2015
DRAM cell based on conductive nanochannel plate2014
In-situ measurement of feature dimensions2014
Mask-based silicidation for FEOL defectivity reduction and yield boost2013
Shrinkage of contact elements and vias in a semiconductor device by incorporatin2013