Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stress layout optimization for device performance

Stress layout optimization for device performance

US Patent 11664432 · Granted May 30, 2023

Estimated economic value: $79,456,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

IC structure with MFMIS memory cell and CMOS transistor2025
Structures for a field-effect transistor that include a spacer structure2025
Stress layout optimization for device performance2025
Stress layout optimization for device performance2025
Stress layout optimization for device performance2025
Stress layout optimization for device performance2025
Stress layout optimization for device performance2025
Back-gate controlled power amplifier2025
Ferroelectric field-effect transistors with a hybrid well2025
Ferroelectric field-effect transistors with a hybrid well2025
Semiconductor device having a gate contact over an active region2024
Bipolar transistor structures with base having varying horizontal width and meth2024