Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Validating interconnections between logic blocks in a circuit description

Validating interconnections between logic blocks in a circuit description

US Patent 8595678 · Granted Nov 26, 2013

Estimated economic value: $4,812,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Built-in self-test (BIST) engine configured to store a per pattern based fail st2022
Built-in self-test (BIST) engine configured to store a per pattern based fail st2022
Circuit and method for soft-error protection in operation of ECC and register2022
Built-in self-test (BIST) engine configured to store a per pattern based fail st2021
Built-in self-test (BIST) engine configured to store a per pattern based fail st2021
Memory built-in self test error correcting code (MBIST ECC) for low voltage memo2021
Zero test time memory using background built-in self-test2020
Built-in self-test (BIST) engine configured to store a per pattern based fail st2020
Built-in self-test (BIST) engine configured to store a per pattern based fail st2020
Method and system for enumerating digital circuits in a system-on-a-chip (SOC)2020
Method and system for enumerating digital circuits in a system-on-a-chip (SOC)2020
Arbitration for memory diagnostics2020