Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-power and area-efficient scan cell for integrated circuit testing

Low-power and area-efficient scan cell for integrated circuit testing

US Patent 8566658 · Granted Oct 22, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Extensible distribution/update architecture2018
Instruction address encoding and decoding based on program construct groups2016
Instruction address encoding and decoding based on program construct groups2016
Instruction address encoding and decoding based on program construct groups2016
Integrated clock architecture for improved testing2016
At-speed scan testing of interface functional logic of an embedded memory or oth2014
At-speed scan testing of interface functional logic of an embedded memory or oth2014
Integrated circuit having clock gating circuitry responsive to scan shift contro2014
Integrated circuit having clock gating circuitry responsive to scan shift contro2014
At-speed scan testing of clock divider logic in a clock module of an integrated 2014
At-speed scan testing of clock divider logic in a clock module of an integrated 2014
Scan enable timing control for testing of scan cells2014