Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for executing processor instructions based on a dynamically alterable delay

Method and apparatus for executing processor instructions based on a dynamically alterable delay

US Patent 8566568 · Granted Oct 22, 2013

Estimated economic value: $8,430,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Realistic point of view video method and apparatus2018
Optimizing performance for context-dependent instructions2017
Division and root computation with fast result formatting2017
Method and apparatus for cache tag compression2016
Method and apparatus for selective renaming in a microprocessor2016
Processor memory optimization via page access counting2016
Processor with a coprocessor having early access to not-yet issued instructions2016
Hybrid queue for storing instructions from fetch queue directly in out-of-order 2015
Controlled-precision iterative arithmetic logic unit2015
Methods and apparatus for voltage scaling2015
Adaptive voltage scalers (AVSs), systems, and related methods2015
Adaptive voltage scalers (AVSs), systems, and related methods2015