Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacked digital/RF system-on-chip with integral isolation layer

Stacked digital/RF system-on-chip with integral isolation layer

US Patent 8564111 · Granted Oct 22, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fast start-up circuit for low power crystal oscillator2020
Methods and apparatuses for SW programmable adaptive bias control for speed and 2018
Methods and apparatuses for adaptive dynamic voltage control for optimizing ener2018
CMOS input buffer with low supply current and voltage down shifting2018
In line critical path delay measurement for accurate timing indication for a fir2018
Methods and apparatuses for sub-threhold clock tree design for optimal power2017
Methods and apparatuses for multiple concurrent sub-threshold voltage domains fo2016
Stacked digital/RF system-on-chip with integral isolation layer2014
Stacked digital/RF system-on-chip with integral isolation layer2014
Self-tuning clock recovery phase-locked loop circuit1999
Audio-visual monitoring system1987