Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › In line critical path delay measurement for accurate timing indication for a first fail mechanism

In line critical path delay measurement for accurate timing indication for a first fail mechanism

US Patent 9882564 · Granted Jan 30, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Refresh operations in embedded dynamic random access memories (DRAMs)2025
Rational ratio multiplier (RRM) with optimized duty cycle implementation2024
Fast start-up circuit for low power crystal oscillator2020
Ultra-low power driver of reference voltage2019
Methods and apparatuses for SW programmable adaptive bias control for speed and 2018
Methods and apparatuses for SW programmable adaptive bias control for speed and 2018
Methods and apparatuses for adaptive dynamic voltage control for optimizing ener2018
Methods and apparatuses for adaptive dynamic voltage control for optimizing ener2018
CMOS input buffer with low supply current and voltage down shifting2018
CMOS input buffer with low supply current and voltage down shifting2018
Methods and apparatuses for sub-threhold clock tree design for optimal power2017
Methods and apparatuses for sub-threhold clock tree design for optimal power2017