Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for performing incremental register checkpointing in transactional memory

System and method for performing incremental register checkpointing in transactional memory

US Patent 8560816 · Granted Oct 15, 2013

Estimated economic value: $50,780,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Federated learning by parameter permutation2025
Systems and methods for safely subscribing to locks using hardware extensions2025
Systems and methods for safely subscribing to locks using hardware extensions2025
Critical section speedup using help-enabled locks2025
Global secondary path locking technique enabling high read concurrency for read-2025
Sharded permissioned distributed ledgers2025
Compact NUMA-aware locks2025
Ticket locks with enhanced waiting2025
Reader bias based locking technique enabling high read concurrency for read-most2025
Systems and methods for performing concurrency restriction and throttling over c2024
System and method for acquiring and releasing a lock using compact and scalable 2024
System and method for promoting reader groups for lock cohorting2024