Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Ternary content addressable memory cell having two transistor pull-down stack

Ternary content addressable memory cell having two transistor pull-down stack

US Patent 8553441 · Granted Oct 8, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Content addressable memory with base-three numeral system2015
Power savings in a content addressable memory device using masked pre-compare op2015
Content addressable memory row having virtual ground and charge sharing2014
Content addressable memory array having virtual ground nodes2014
Systems, circuits, and methods for phase inversion2014
Content addressable memory with base-three numeral system2014
Quaternary content addressable memory cell having one transistor pull-down stack2014
Power savings in a content addressable memory device using masked pre-compare op2013
Ternary content addressable memory cell having single transistor pull-down stack2013
Self-timed match line cascading in a partitioned content addressable memory arra2013
Fast quaternary content addressable memory cell2013
Configurable non-volatile logic structure for characterizing an integrated circu2011