Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer level package with thermal pad for higher power dissipation

Wafer level package with thermal pad for higher power dissipation

US Patent 8552540 · Granted Oct 8, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

3-D stacking of active devices over passive devices2018
Spot plated leadframe and IC bond pad via array design for copper wire2016
Spot plated leadframe and IC bond pad via array design for copper wire2016
Semiconductor package with corner pins2015
Semiconductor package with corner pins2015
Methods for fabricating an overmolded semiconductor package with wirebonds for e2015
Overmolded semiconductor package with wirebonds for electromagnetic shielding2015
Semiconductor packages with reduced solder voiding2015
Semiconductor packages with reduced solder voiding2015
Method and system for local caching of remote storage data2014
Systems and methods for managing end of life in a solid state drive2014
Ultra fast disk access using arrays of fixed read/write transducers2014