Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for providing hardware support for memory protection and virtual memory address translation for a virtual machine

Method and system for providing hardware support for memory protection and virtual memory address translation for a virtual machine

US Patent 8549211 · Granted Oct 1, 2013

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System, apparatus and methods for performant read and write of processor state i2025
Methods, apparatus, and instructions for user-level thread suspension2024
Protecting supervisor mode information2023
Shadow stack ISA extensions to support fast return and event delivery (FRED) arc2023
Shadow stack ISA extensions to support fast return and event delivery (FRED) arc2022
Methods, apparatus, and instructions for user level thread suspension2021
Protecting supervisor mode information2021
Protecting supervisor mode information2021
Protecting supervisor mode information2018
Avoiding premature enabling of nonmaskable interrupts when returning from except2017
Instructions and logic to provide memory access key protection functionality2016
Flexible bootstrap code architecture2016