Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating vertical integrated semiconductor device with multiple continuous single crystal silicon layers vertically separated from one another

Method of fabricating vertical integrated semiconductor device with multiple continuous single crystal silicon layers vertically separated from one another

US Patent 8546250 · Granted Oct 1, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Micro electrical mechanical system (MEMS) valve2021
MEMS optical liquid level sensor2021
Optical chip ID definition using nanoimprint lithography2021
Micro electrical mechanical system (MEMS) multiplexing mixing2021
Micro electrical mechanical system (MEMS) valve2020
Self-cleaning liquid level sensor2020
MEMS optical sensor2019
Optical chip ID definition using nanoimprint lithography2019
Micro electrical mechanical system (MEMS) valve2019
Optical electronic-chip identification writer using dummy C4 bumps2019
Test structure for determining overlay accuracy in semiconductor devices using r2017
Test structure and method for determining overlay accuracy in semiconductor devi2016