Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase-locked loop architecture and clock distribution system

Phase-locked loop architecture and clock distribution system

US Patent 8542042 · Granted Sep 24, 2013

Estimated economic value: $5,388,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Technologies for chip-to-chip optical data transfer background2025
Pseudo-monolithic data communication system2025
Universal transceiver container2021
Apparatus and methods for calibrating analog circuitry in an integrated circuit2021
Integrated circuit device with field programmable optical array2019
Apparatus and methods for calibrating analog circuitry in an integrated circuit2018
High-speed serial data signal receiver circuitry2018
High-speed serial data signal receiver circuitry2017
Phase-locked loop architecture and clock distribution system2017
Phase-locked loop architecture and clock distribution system2017
Phase-locked loop architecture and clock distribution system2017
Integrated circuit device with field programmable optical array2017