Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacked IC device with recessed conductive layers adjacent to interlevel conductors

Stacked IC device with recessed conductive layers adjacent to interlevel conductors

US Patent 8541882 · Granted Sep 24, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for memory testing2025
Memory device2025
Three-dimensional semiconductor device2025
Virtual reality tracker and tracker correction position method2024
Memory device and manufacturing method thereof2024
Memory chip including control logic circuit with dynamic random-access memory an2024
Memory device and data searching method thereof2024
Memory device and data searching method thereof2024
Server and storage module2024
Chip having multiple functional units and semiconductor structure using the same2024
Memory device and manufacturing method for the same2023
Classification model training using diverse training source and inference engine2023