Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit fabrication methods utilizing embedded hardmask layers for high resolution patterning

Integrated circuit fabrication methods utilizing embedded hardmask layers for high resolution patterning

US Patent 8541311 · Granted Sep 24, 2013

Estimated economic value: $4,620,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Shrinkage of critical dimensions in a semiconductor device by selective growth o2015
DRAM cell based on conductive nanochannel plate2015
Semiconductor device comprising a buried capacitor formed in the contact level2015
Method and system for particles analysis in microstructure devices by isolating 2015
DRAM cell based on conductive nanochannel plate2014
In-situ measurement of feature dimensions2014
Test structure for ILD void testing and contact resistance measurement in a semi2013
Mask-based silicidation for FEOL defectivity reduction and yield boost2013
Shrinkage of contact elements and vias in a semiconductor device by incorporatin2013
Integrated circuits having place-efficient capacitors and methods for fabricatin2013
Dopant marker for precise recess control2013
Chip package including multiple sections for reducing chip package interaction2013