{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Instruction prefetching using cache line history", "item": "https://www.patentleaderboard.com/patent/8533422"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Instruction prefetching using cache line history

Instruction prefetching using cache line history

US Patent 8533422 · Granted Sep 10, 2013

Estimated economic value: $11,653,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Alias-free tagged error correcting codes for machine memory operations2025
Techniques for near data acceleration for a multi-core architecture2025
Interruptible and restartable matrix multiplication instructions, processors, me2025
Implementing hardware-based memory safety for a graphic processing unit2024
Interruptible and restartable matrix multiplication instructions, processors, me2024
Apparatuses, methods, and systems for fused operations using sign modification i2024
Implementing compiler-based memory safety for a graphic processing unit2023
Interruptible and restartable matrix multiplication instructions, processors, me2023
Layered super-reticle computing : architectures and methods2023
Apparatuses, methods, and systems for operations in a configurable spatial accel2023
Processor and method implementing a cacheline demote machine instruction2022
Signal pathways in multi-tile processors2022