Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor structure and method for interconnection of integrated circuits

Semiconductor structure and method for interconnection of integrated circuits

US Patent 8519528 · Granted Aug 27, 2013

Estimated economic value: $3,662,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System packaging for cellular modem and transceiver system of heterogeneous stac2025
Molded silicon on passive package2024
Die singulation and stacked device structures2021
Stacked silicon package assembly having enhanced stiffener2020
Interconnect frames for SIP modules2020
Vertical module and perpendicular pin array interconnect for stacked circuit boa2020
Structure and method for hybrid optical package with glass top cover2019
Temporary connection traces for wafer sort testing2019
Multi-die wafer-level test and assembly without comprehensive individual die sin2018
Method and apparatus for testing interposer dies prior to assembly2018
Heterogeneous integration of integrated circuit device and companion device2018
Interposer-less stack die interconnect2017