Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for implementation of PLL minimum frequency via voltage comparison

Method and apparatus for implementation of PLL minimum frequency via voltage comparison

US Patent 8513992 · Granted Aug 20, 2013

Estimated economic value: $2,770,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self referenced single-ended chip to chip communication2023
High speed ESP protection circuit2022
Support for multiple widths of DRAM in double data rate controllers or data buff2021
DDR5 RCD interface protocol and operation2020
DDR5 PMIC interface protocol and operation2020
Self referenced single-ended chip to chip communication2020
Command sequence response in a memory data buffer2020
Command sequence response in a memory data buffer2020
Double data rate controllers and data buffers with support for multiple data wid2020
Flexible point-to-point memory topology2019
Nullifying incorrect sampled data contribution in decision feedback equalizer at2019
Command sequence response in a memory data buffer2019