Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Modular array defined by standard cell logic

Modular array defined by standard cell logic

US Patent 8504950 · Granted Aug 6, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reclamation of memory ECC bits for error tolerant number formats2025
Dynamic adjustment of floating point exponent bias for exponent compression2025
Lossless compression using subnormal floating point values2023
Converting floating point data into integer data using a dynamically adjusted sc2022
Configurable logic block (CLB) internal routing architecture for enhanced local 2020
System-level interconnect ring for a programmable integrated circuit2018
Distributed multi-die routing in a multi-chip module2018
Modular array defined by standard cell logic2010
ASIC customization with predefined via mask2010
ASIC customization with predefined via mask2006
ASIC routing architecture2005
Function block architecture with variable drive strengths2004