Home› Processing device for determining whether to output a first data using a first clock signal or a second data using delay from the first clock signal according to a control signal
Processing device for determining whether to output a first data using a first clock signal or a second data using delay from the first clock signal according to a control signal