Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for buffering clock skew by using a logical effort

Method for buffering clock skew by using a logical effort

US Patent 8487684 · Granted Jul 16, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory structure with optimized latch clock design2025
Memory circuits with dynamically adjustable pulse widths and methods for operati2025
Signal generator for controlling timing of signal in memory device2025
Piezoelectric valve driver device2024
Electro-mechanical film speaker device2024
Signal generator for controlling timing of signal in memory device2024
Scan synchronous-write-through testing architectures for a memory device2023
Circuit measuring device and method2023
Data storage apparatus and data prediction method thereof2022
Driver circuit of capacitive speaker2022
Neural-signal amplifier and multi-channel neural-signal amplifying system2022
Method and signal generator for controlling timing of signal in memory device2022